



POSEICO SPA

POwer SEMiconductors Italian COrporation

POSEICO SPA

Via N. Lorenzi 8, 16152 Genova - ITALY

Tel. +39 010 6556234 - Fax +39 010 6557519

Sales Office:

Tel. +39 010 6556775 - Fax +39 010 6442510

HIGH CURRENT PHASE CONTROL THYRISTOR INSULATED MODULE

- Full hermetic packaging
- Base plate insulation using AlN substrate
- Industrial compatible packaging
- Contract screws available on request

AZT630

Repetitive voltage up to **2800 V**

Mean on-state current **630 A**

Surge current **26 kA**


TARGET SPECIFICATION

feb 04 - ISSUE : 1


Symbol	Characteristic	Conditions	T _J [°C]	Value	Unit
BLOCKING					
V _{RRM} / DRM	Repetitive peak reverse/off-state voltage		125	2800	V
V _{RSM}	Non-repetitive peak reverse voltage		125	2900	V
I _{RRM} / DRM	Repetitive peak reverse/off-state current		125	70	mA
CONDUCTING					
I _T (AV)	Mean on-state current	180° sin, 50Hz, T _c =85°C		630	A
I _T (AV)	Mean on-state current	180° sin. 50Hz, T _c =55°C		960	A
I _{TSM}	Surge on-state current	sine wave, 10 ms	125	26	kA
I ² t	I ² t	without reverse voltage		3380 x1E3	A ² s
V _T	On-state voltage	On-state current = 1800 A	25	1.77	V
V _{T(TO)}	Threshold voltage		125	1.05	V
r _T	On-state slope resistance		125	0.290	mohm
SWITCHING					
di/dt	Critical rate of rise of on-state current, min.	From 75% VDRM up to 1050 A, gate 10V 5 ohm	125	200	A/μs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 70% of VDRM	125	500	V/μs
td	Gate controlled delay time, typical	VD = 100V, gate source 25 V, 10 ohm, tr = 0.5 μs	25	3	μs
tq	Circuit commutated turn-off time, typical	dV/dt = 20 V/μs linear up to 75% VDRM		250	μs
Q _{rr}	Reverse recovery charge	di/dt = -20 A/μs, I = 700 A	125		μC
I _{rr}	Peak reverse recovery current	VR = 50 V			A
I _H	Holding current, typical	VD = 5V, gate open circuit	25	300	mA
I _L	Latching current, typical	VD = 5 V, tp = 30 μs	25	700	mA
GATE					
V _{GT}	Gate trigger voltage	VD = 5 V	25	3.5	V
I _{GT}	Gate trigger current	VD = 5 V	25	300	mA
V _{GD}	Non-trigger gate voltage, min.	VD = VDRM	125	0.25	V
V _{FGM}	Peak gate voltage (forward)			30	V
I _{FGM}	Peak gate current			10	A
V _{RGM}	Peak gate voltage (reverse)			5	V
P _{GM}	Peak gate power dissipation	Pulse width 100 μs		150	W
P _G	Average gate power dissipation			2	W
MOUNTING					
R _{th(j-c)}	Thermal impedance, DC	Junction to case		42	°C/kW
R _{th(c-h)}	Thermal impedance	Case to heatsink		20	°C/kW
T _j	Operating junction temperature			-30 / 125	°C
V _{ins}	RMS insulation voltage	50Hz, circuit to base, all terminal shorted	25	4500	V
T	Mounting torque	Case to heatsink		4 to 6	Nm
	Mass			2800	g
ORDERING INFORMATION : AZT630 S 28					
standard specification ☐ ☐ VDRM&VRRM/100					

POSEICO
POSEICO SPA
Power SEMiconductors Italian Corporation



ON-STATE CHARACTERISTIC
T_j = 125 °C



SURGE CHARACTERISTIC
T_j = 125 °C



TRANSIENT THERMAL IMPEDANCE



If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

