

 POSEICO SPA <i>POver SEmiconductors Italian COporation</i>	POSEICO SPA Via N. Lorenzi 8, 16152 Genova - ITALY Tel. +39 010 6556234 - Fax +39 010 6557519 Sales Office: Tel. +39 010 6556775 - Fax +39 010 6442510
---	---

HIGH CURRENT PHASE CONTROL THYRISTOR INSULATED MODULE

- Full hermetic packaging
- Base plate insulation using AlN substrate
- Industrial compatible packaging
- Contract screws available on request

AZT400HVI

Repetitive voltage up to **4500 V**
 Mean on-state current **400 A**
 Surge current **11 kA**

TARGET SPECIFICATION

feb 04 - ISSUE : 1

Symbol	Characteristic	Conditions	T _j [°C]	Value	Unit
BLOCKING					
V _{RRM} / DRM	Repetitive peak reverse/off-state voltage		125	4500	V
V _{RSM}	Non-repetitive peak reverse voltage		125	4600	V
I _{RRM} / DRM	Repetitive peak reverse/off-state current		125	100	mA
CONDUCTING					
I _{T(AV)}	Mean on-state current	180° sin, 50Hz, T _c =85°C		400	A
I _{T(AV)}	Mean on-state current	180° sin. 50Hz, T _c =55°C		590	A
I _{TSM}	Surge on-state current	sine wave, 10 ms	125	11	kA
I ² t	I ² t	without reverse voltage		605 x1E3	A ² s
V _T	On-state voltage	On-state current = 1800 A	25	2,66	V
V _{T(TO)}	Threshold voltage		125	1,20	V
r _T	On-state slope resistance		125	0,700	mohm
SWITCHING					
di/dt	Critical rate of rise of on-state current, min.	From 75% VDRM up to 1050 A, gate 10V 5 ohm	125	400	A/μs
dv/dt	Critical rate of rise of off-state voltage, min.	Linear ramp up to 70% of VDRM	125	1000	V/μs
t _d	Gate controlled delay time, typical	VD = 100V, gate source 25 V, 10 ohm, tr = 0.5 μs	25	3	μs
t _q	Circuit commutated turn-off time, typical	dV/dt = 20 V/μs linear up to 75% VDRM		350	μs
Q _{rr}	Reverse recovery charge	di/dt = -20 A/μs, I = 700 A	125		μC
I _{rr}	Peak reverse recovery current	VR = 50 V			A
I _H	Holding current, typical	VD = 5V, gate open circuit	25		mA
I _L	Latching current, typical	VD = 5 V, tp = 30 μs	25		mA
GATE					
V _{GT}	Gate trigger voltage	VD = 5 V	25	3,5	V
I _{GT}	Gate trigger current	VD = 5 V	25	400	mA
V _{GD}	Non-trigger gate voltage, min.	VD = VDRM	125	0,25	V
V _{FGM}	Peak gate voltage (forward)			30	V
I _{FGM}	Peak gate current			10	A
V _{RGM}	Peak gate voltage (reverse)			5	V
P _{GM}	Peak gate power dissipation	Pulse width 100 μs		150	W
P _G	Average gate power dissipation			2	W
MOUNTING					
R _{th(j-c)}	Thermal impedance, DC	Junction to case		51	°C/kW
R _{th(c-h)}	Thermal impedance	Case to heatsink		20	°C/kW
T _j	Operating junction temperature			-30 / 125	°C
V _{ins}	RMS insulation voltage	50Hz, circuit to base, all terminal shorted	25	6000	V
T	Mounting torque	Case to heatsink		4 to 6	Nm
	Mass			2800	g
ORDERING INFORMATION : AZT400HVI S 45					
standard specification <input type="checkbox"/> <input checked="" type="checkbox"/> VDRM&VRRM/100					


AZT400HVI

HIGH CURRENT PHASE CONTROL THYRISTOR INSULATED MODULE




TARGET SPECIFICATION feb 04 - ISSUE : 1



ON-STATE CHARACTERISTIC
Tj = 125 °C



SURGE CHARACTERISTIC
Tj = 125 °C



TRANSIENT THERMAL IMPEDANCE



V5

All the characteristics given in this data sheet are guaranteed only with uniform clamping force, cleaned and lubricated heatsink, surfaces with flatness < .03 mm and roughness < 2 μm.
In the interest of product improvement POSEICO SPA reserves the right to change any data given in this data sheet at any time without previous notice.
If not stated otherwise the maximum value of ratings (symbols over shaded background) and characteristics is reported.

Distributed by

